






Ansys 2022 R1 Siwave新功能介绍

新科益系统与咨询（上海）有限公司



Temperature dependent materials in SIwave AC

- Temperature map import from Icepak
- Thermal modifier applied to dielectric materials and conductors
- Non-uniform temperature distribution supported
- Spatially dependent permittivity and conductivity for plane (FEM) and trace (MoM) models






Temperature dependent materials in SIwave AC

Forced convection



Natural convection





SIwave HFSS Regions

[BETA] Auto (suggested) SIwave HFSS Regions in 3D Layout


- Creates HFSS Regions around areas of significant 3D activity
- Guarantees Electrical Coherence for HFSS Simulations
- Regions are a suggestion; users can modify or remove regions they dislike

[BETA] EDB-based Region Clipping


- When launched from 3D Layout, replaces ClipDesign during preparation HFSS Regions
- Operates directly on an EDB, preserving EDB-only elements such as waveports
- Activate through Beta Feature




User-Defined HFSS Region Auto HFSS Region



Waveports in an SIwave HFSS Region






Siwave HFSS Regions




Stackup Wizard

- Ability to define/engage multiple conductors in one simulation
 - Multiple ports for linear network analysis
 - Multiple victims for cross talk analysis
- Engage multiple conductors across selected layers
- Fully parameterized 2D extractor export
 - Conductor pitch/width/thickness/etch
 - Conformal, dielectric, signal layer thickness and elevation
- Circuit schematic and Touchstone file export supports multi-layer conductor models
- Supported in W-element cross section analysis feature in SIwave and 3D layout
- Available in SIwave, 3D Layout, SIXplorer



```
.model METAL_2 W MODELTYPE=table N=5 RMODEL=r_METAL_2 LMODEL=l_METAL_2
+ GMODEL=g_METAL_2 CMODEL=c_METAL_2

.model r_METAL_2 sp N=5 SPACING=nonuniform VALTYPE=real INTERPOLATION=spline
+ DATA = 201
+ 0
+ 4.055073744176896
+ 0.1762478313507305
+ 4.055073096384399
+ 0.17624801623092
+ 0.1762476907538527
+ 4.055073739311627
+ 0.1762476849395631
+ 0.1762474980415142
+ 0.176247816390236
+ 4.05507308330342
+ 0.1762473012408652
+ 0.1762472512887582
+ 0.1762475649231423
+ 0.1762474198571742
+ 4.055072960333503
+ 5.0001e+07
+ 12.523279144475038
+ 3.917965670496883
+ 12.28708487733427
+ 1.643272494943998
+ 1.927034375780823
+ 12.45151741432435
+ 1.94341064668603
+ 2.383207896174993
+ 3.91653315247656
+ 12.43124791478647
+ 0.3927632631888349
+ 0.6403262907800001
+ 1.862729893995752
+ 2.1762478313507305
```





Via Wizard

- Freeform stitching via placement
 - Stitching via location is defined using placement radius and angle
 - Support copy/paste of entire grid row to add new definition
 - Allow bulk updates to values of placement radius and angle by clicking on corresponding column header
- Addition of 2D top-down EDB preview in via configuration dialog
 - Two-way selection between grid row and 2D view
- Propagate synthesized/analyzed trace width/pitch from Impedance wizard to Via wizard
- Allow import of stackup and padstacks from unsourced/non-SIXplorer AEDT projects/EDBs

Impedance Wizard

- Ability to save/restore UI state at application close/launch



EMI Scanner

- Rule-checking Improvements
 - Use more appropriate distance metrics in various rules
 - Proper handling of curved traces
- Edge-to-edge vs center-to-center
- Distribution of vias over grid rather than just simple count
- Additional details and images in exported reports

- New Rule: Disparate Reference Overlap
 - Requested for CMOS image sensor development
- Power supply noise sensitive to coupling of digital reference and analog reference
 - Define a set of nets whose planes cannot overlap with planes from the other set
 - Violations issued if total overlap area exceeds a threshold




EMI Violations

Rule Type: Signal Reference

Rule Name: Critical Net Crossing Split Reference Plane


Rule Description: Critical nets must not cross a split in the adjacent reference plane. Notes: 1. Any crossing of an adjacent plane by a critical net will cause a violation. 2. A crossing is allowed if two stitching capacitors (one on either side of the crossing point) are within a specified distance of the crossing.

Violation 1: Cap Search Box = ((23.622, 51.1302) (38.862, 66.3702)), Gap Point = (31.242, 58.7502), Net = A0_GPIO, Reference Layer = LVR_1, Signal Layer = LVR_2





DDRwizard

- Schematic organized in multiple tabs
- Main tab contains dynamic-link block along with driver/receiver components
- Nets grouped by byte lanes with corresponding strobe
- Separate tab for IBIS blocks
- OnDie RLC support for VRM nets



- New tab for ADDR/CLK/OTHER nets in IBIS assignment dialog



DDR schematic organized into logical tabs

CPA Solver

- Multi-Die and Multi-PLOC support
 - Extract RLCG for multiple dies
 - Import and connect PLOC/CPM or set the Pin Grouping model for each die individually
- Adaptive process update and messaging in real time for CPA-Q3D solver

```
Process Monitor (CPA Sim 1)
Display: Messages
Package EM extraction in progress ...
* DC Extraction in progress
  Adaptive pass = 1 Element count = 54451
  Adaptive pass = 2 Element count = 68621
  Adaptive pass = 3 Element count = 86466
  Adaptive pass = 4 Element count = 108987
  DC Extraction memory usage: 177 MB.
  DC Extraction finished: 8 s
Simulation progress ... 20% done
* CPA-Q3D CG Extraction in progress
  CG solve Maximum adaptive passes = 4 Target percent error = 5.000
  Start CG solution in CHQWTHIEL1
  Adaptive pass = 1 Relative error = 1.000 Element count = 102007
  Adaptive pass = 2 Relative error = 0.040 Element count = 128519
  CG Adaptive passes converged
  CG Extraction memory usage: 1239.95 MB.
* CPA-Q3D RL Extraction in progress
  RL solve Maximum adaptive passes = 4 Target Percent error = 5.000
  Start RL solution in CHQWTHIEL1
  Adaptive pass = 1 Relative error = 1.000 Element count = 106424
Setup: 100%
Simulation: 40%
```

Slwave-CPA Simulation

Die Configuration Channel Components VRM Setup Unconnected Die Pins

Part	Ref. Des	Included In Solution?
625BGA	BGA	No
IC1	IC1	Yes
IC2	IC2	Yes

Die Info

Part Name: IC1 Ref. Des.: IC1

Pin Grouping

None (compute per-pin model)


Use die groups defined in layout

Use PLOC (none)


Group Name	Net	# Pins
IC1_GND_Group		171
IC1_NVCC_LVDS...		11
IC1_NVCC_SD3...		5
IC1_PCIE_VP_G...		1
IC1_SATA_VPH_...		2
IC1_SATA_VP_G...		2
IC1_VDDARM23...		34
IC1_VDDARM23...		21
IC1_VDDARM_C...		37

CPA Solver

- Smart pin group enhancements
 - Cluster-based pin grouping algorithm with user-specified percentage (ΔR) maximum pin group number



One connected pin group on colormap



- PLOC to smart pin group matching
 - Apply hotspot pin groups to die components by preserving the PLOC connectivity data



新科益工程仿真中心



咨询邮箱：ansyssupport@cadit.com.cn

公司网址：<http://www.cadit.com.cn>